


Zoro SL (ZRW) SKL ULT SYSTEM BLOCK DIAGRAM






BOM

IV@ : iGPU
 EV@ : Optimus
 GT@ : N16S-GT / GC6
 GM@ : N16V-GM / WO GC6
 DR@ : For Dual Rank (VRAM 8 pcs)
 KBL@ : Keyboard backlight
 TPM@ : TPM
 TPM_N@ : For TPM 2.0
 TPM_I@ : For TPM 1.2
 8M@ : 8M FLASH ROM
 4M@ : 4M FLASH ROM
 GS@ : G-SENSOR
 TDI@ : TOUCH PAD I2C
 TSU@ : TOUCH SCREEN USB
 TSI@ : TOUCH SCREEN I2C
 GT3@ : GT3 CPU
 NAC@ : Non IOAC
 IOAC@ : For IOAC

BQ24780RUYR Battery Charger P30	G5316RZ1D +1.35VSUS P35	Thermal Protection Discharger P40
TPS51225 +3V/+5V P31	MDV1528Q +5V_S5/+3V_S5/+3V/+5V P31	UP1658RQKF +VGPU_CORE P41
RT8237CZQW +1V_S5 P32	ISL95859HRTZ-T +VCORE/VCCSA/VCCGT P38	RT8068AZQW +1.05V_GFX/+3V_GFX +1.5V_GFX P42
NB681GD-Z +VCCOPC/+VCCOPIOP33		


U35A	SKL_ULT
------	---------




If use Intel DCI USB 3.0 fixture need to short

1. XDP_TDO <--> XDP_TDO_CPU
2. XDP_TDI <--> XDP_TDI_CPU
3. XDP_TMS <--> XDP_TMS_CPU

Rev:F add






Change Data and DQS to interleave.



SKL ULT (SIDE BAND) GPIO

H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4-6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1-11.25 inches




UART2 for RMT

Touch PAD


Touch Screen

HDA




Reserve connect to DMIC (acer request 1/14)


Strapping



Skylake-U Strapping Table

Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	0 = *Disable Top Swap (iPD 20K) 1 = Enable Top Swap Mode	+3V R625 *1K 4 SPKR
GPP_B18 (GSPi0_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (iPD 20K) 1 = Enable No Reboot Mode	+3V R619 *1K 4 GSPi0_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Crypt to TLS (iPD 20K) 1 = Enable Intel ME Crypt to TLS	+3V_S5 R160 *10K 4 SMBALERT# (7)
GPP_B22 (GSPi1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = *SPI (iPD 20K) 1 = LPC	+3V R207 *1K 4 GSPi1_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (iPD 20K) 1 = eSPI selected for EC	+3V_S5 R586 *1K 4 SML0ALERT# (7)
SPI0_MOSI	Reserved	RSMRST#	(iPU 15 ~ 40K)	
SPI0_MISO	Reserved	RSMRST#	(iPU 15 ~ 40K)	
GPP_B23 (SML1ALERT# /PCHHOT#)	Reserved	RSMRST#	(iPD 20K)	
SPI0_IO2	Reserved	RSMRST#	(iPU 15 ~ 40K)	
SPI0_IO3	Reserved	RSMRST#	(iPU 15 ~ 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (iPD 20K) 1 = Disable Flash Descriptor Security (Override)	change location to near CPU to prevent impact HDA_SDO signal +3V_S5 R737 *1K 4 ME_WR# (29)
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (iPD 20K) 1 =Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (iPD 20K) 1 =Port C is detected	





U05H		SBL_LUT ?	
	PCIEUSB3SATA	SSIC / USB3	
			USB3_1_RXN USB3_1_RXP USB3_1_TXN USB3_1_TXP
13	PCIE1_RXN/USB3_5_RXN		
13	PCIE1_RXP/USB3_5_RXP		
14	PCIE1_TXN/USB3_5_TXN		
14	PCIE1_TXP/USB3_5_TXP		
17			USB3_2_RXN/SSIC_1_RXN USB3_2_RXP/SSIC_1_RXP USB3_2_TXN/SSIC_1_TXN USB3_2_TXP/SSIC_1_TXP
16	PCIE2_RXN/USB3_6_RXN		
16	PCIE2_RXP/USB3_6_RXP		
17	PCIE2_TXN/USB3_6_TXN		
17	PCIE2_TXP/USB3_6_TXP		
18			USB3_3_RXN/SSIC_2_RXN USB3_3_RXP/SSIC_2_RXP USB3_3_TXN/SSIC_2_TXN USB3_3_TXP/SSIC_2_TXP
16	PCIE3_RXN		
16	PCIE3_RXP		
17	PCIE3_TXN		
17	PCIE3_TXP		
15	PCIE4_RXN		
15	PCIE4_RXP		
16	PCIE4_TXN		
16	PCIE4_TXP		
19			USB3_4_RXN USB3_4_RXP USB3_4_TXN USB3_4_TXP
18	PCIE5_RXN		
18	PCIE5_RXP		
19	PCIE5_TXN		
19	PCIE5_TXP		
16			USB2N_1 USB2P_1
16	PCIE6_RXN		
16	PCIE6_RXP		
17	PCIE6_TXN		
17	PCIE6_TXP		
18			USB2N_2 USB2P_2
18	PCIE6_RXN		
18	PCIE6_RXP		
19	PCIE6_TXN		
19	PCIE6_TXP		
20			USB2N_3 USB2P_3
20	PCIE7_RXN/SATA0_RXN		
20	PCIE7_RXP/SATA0_RXP		
21	PCIE7_TXN/SATA0_TXN		
21	PCIE7_TXP/SATA0_TXP		
21		USB2	
21	PCIE8_RXN/SATA1A_RXN		
21	PCIE8_RXP/SATA1A_RXP		
21	PCIE8_TXN/SATA1A_TXN		
21	PCIE8_TXP/SATA1A_TXP		
22			USB2N_4 USB2P_4
22	PCIE9_RXN		
22	PCIE9_RXP		
23	PCIE9_TXN		
23	PCIE9_TXP		
24			USB2N_5 USB2P_5
24	PCIE10_RXN		
24	PCIE10_RXP		
25	PCIE10_TXN		
25	PCIE10_TXP		
26			USB2N_6 USB2P_6
26	PCIE11_RXN/SATA1B_RXN		
26	PCIE11_RXP/SATA1B_RXP		
27	PCIE11_TXN/SATA1B_TXN		
27	PCIE11_TXP/SATA1B_TXP		
28			USB2N_7 USB2P_7
28	PCIE12_RXN/SATA2_RXN		
28	PCIE12_RXP/SATA2_RXP		
29	PCIE12_TXN/SATA2_TXN		
29	PCIE12_TXP/SATA2_TXP		
29			USB2N_8 USB2P_8
29	PCIE13_RXN		
29	PCIE13_RXP		
30	PCIE13_TXN		
30	PCIE13_TXP		
31			USB2N_9 USB2P_9
31	PCIE14_RXN		
31	PCIE14_RXP		
32	PCIE14_TXN		
32	PCIE14_TXP		
33			USB2N_10 USB2P_10
33	PCIE15_RXN/SATA1C_RXN		
33	PCIE15_RXP/SATA1C_RXP		
34	PCIE15_TXN/SATA1C_TXN		
34	PCIE15_TXP/SATA1C_TXP		
35			USB2N_11 USB2P_11
35	PCIE16_RXN/SATA1D_RXN		
35	PCIE16_RXP/SATA1D_RXP		
36	PCIE16_TXN/SATA1D_TXN		
36	PCIE16_TXP/SATA1D_TXP		
37			USB2N_12 USB2P_12
37	PCIE17_RXN/SATA1E_RXN		
37	PCIE17_RXP/SATA1E_RXP		
38	PCIE17_TXN/SATA1E_TXN		
38	PCIE17_TXP/SATA1E_TXP		
39			USB2N_13 USB2P_13
39	PCIE18_RXN/SATA1F_RXN		
39	PCIE18_RXP/SATA1F_RXP		
40	PCIE18_TXN/SATA1F_TXN		
40	PCIE18_TXP/SATA1F_TXP		
41			USB2N_14 USB2P_14
41	PCIE19_RXN/SATA1G_RXN		
41			

ODD

Card reader

SATAGP1 R569 *10K 4
SATAGP2 R566 *10K 4

(25) SSD_ID

24MHz: BG624000078
38.4MHz: ?

Note: Change Y4 to 38.4 MHz(ESR 30 ohm) for Cannonlake U


CH01006JB08 -> 10p
CH01506JB06 -> 15p
CH-6806TB01 -> 6.8p

On SKL voltage at VCCRTC does not exceed 3.2V

+3V_RTC
Trace width = 30 mils

+3V_RTC [0:2]
Trace width = 20 mils



1A-22013/10/16 Charge +3V_RTC_0 to VCCRTC_2.

 <div style="display: inline-block; vertical-align: middle;"> Quanta Computer Inc. PROJECT : ZRW </div>			
Size	Document Number	Re	
	Skylake 9/10 (PEG/USB/CLK)		
Date:	Monday, July 20, 2015	Sheet	6 of 48

Rev:D add for EC reset RTC

1V power plane
0.71 checklist p14

R786
100K_4







Termination Resistor Requirement for PCH PCHHOT# Pin
Reserve PU 150K resistor

SPI ROM	Vender	Size	Quanta P/N	Vender P/N
Skylake 3.3V	WND	8M	AKE3EFP0N07	W25Q64FVSSIQ
	GGD	8M	AKE2EZNOQ00	GD25B64CSIGR




PCH SPI ROM(8M+4M)
15ohm CS01502JB12
33ohm CS03302JB29

Rev:D change to shortpad






	Low	High		Low	High
BOARD_ID0	VRAM 2GB	VRAM 4GB	BOARD_ID5	Realtek Audio codec	CPU DSP
BOARD_ID1	No IOAC	IOAC	BOARD_ID6	Reserved (Default)	Reserve
BOARD_ID2	No G-sensor	G-sensor	BOARD_ID7	Reserved (Default)	Reserve
BOARD_ID3	No TPM	TPM			
BOARD_ID4	No touch panel	touch panel			







Skylake ULT (GND)







Intel APS Fixture use





	SA1	SA0
CHA	0	0
CHB	1	0










```



HYU 256Mx16, H5TC4G63CFR-N0C      QBC PN : ---TOP B/S PN : AKD5PZDTW03
MIC 256Mx16, MT41J256M16HA-093G:E  QBC PN : ---TOP B/S PN : AKD5PZSTL05
SAM 256Mx16, K4W4G1646D-BC1A       QBC PN : ---TOP B/S PN : AKD5PGWT504

```




162_1k ohm CS11622FB07	RES CHIP 162 1/16W +-1%(0402)	162_1k ohm CS11622FB07	RES CHIP 162 1/16W +-1%(0402)
CS11622FB15	RES CHIP 162 1/16W +-1%(0402)	CS11622FB15	RES CHIP 162 1/16W +-1%(0402)







DP TO VGA





(2,4,6,7,8,9,12,13,14,15,16,21,22,23,24,25,27,28,31,32,35,36,40,41,42)
 (4,21,22,24,25,27,31,40)

+3V
 +5V


CRT




LCD CONNECTOR





Hall Sensor (HSR)



LCD Power




Touch screen level shift I2C(reserve)




<HDM>


From PCH





2/16 FAE confirmed stuff



HDMI connector



EMI



	Pre	ISET	EQ	CFG	DDCBUF	DCIN_EN
NC(Low)	0 dB	default	12.4 dB	HDMI ID disable	default	default, AC coupling input
1(High)	1.6 dB	+13%	4.3 dB	HDMI ID enable	active DDC buffer with default threshold	DC coupling input
M	2.5 dB	-13%	8.6 dB	N/A	active DDC buffer without internal pull up resistor	N/A

Power trace tracking

(2,4,6,7,8,9,12,13,14,15,16,20,21,23,24,25,26,27,28,29,31,32,33,35,36,40,41,42)
(4,20,21,24,25,27,31,40)

+3V
+5V

Pin	PS8401A	PS8201A
12	VDDRX	NC
15	GND	NC
34	ISET	NC
37	VDD33	NC

Pin	PS8401A	PS8201A
12	VDDRX	NC
15	GND	NC
34	ISET	NC
37	VDD33	NC



Quanta Computer Inc.

PROJECT : ZRW

HDMI (PS8201 4k*2k)




Size Document Number

Date: Monday, July 20, 2015

Sheet 22 of 48


Rev 3A

Giga LAN (LAN)




Consider VCC33 may be connected to Main Power or chipset/bios's GPO, the pull-low resistor R14 can be NC only when Main Power or chipset/bios's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S3-S5.
If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S3-S5, the pull-low resistor R14 is needed to make sure the LAN chip is well isolated.


Leakage circuit (MPC)




Reserve IOAC No Stuff




Transformer




RJ45 Connector




Codec(ADO)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker




DC-DET circuit(ADO)




D-Mic (MIC)




Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)





Codec PWR 1.5V(ADO)



NGFF_M.2 WiFi & BT (NGF)






Leakage circuit (MPC)




Low	Mini card +3V power enable
High	Mini card +3V power disable

Reserve only for Intel module no need to stuff by default 11/24



USB Charger to 3.0 (UBC)





	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X

GMT:AL003703000 (G3703)
TI:AL002544001 (TPS2544)
Silergy: AL055544000 (SLGC55544VTR)


RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:
1. ILIM_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used
If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use
RILIM_LO < 80.6 kΩ.
The following equation programs the typical current limit:
$$I_{OS_typ}(mA) = 50,250 / (RILIM_XX(K\Omega) + 0.1)$$

RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.


USB 3.0 Connector (UB3)




USB2.0 DB (UB2)




Card Reader (CRD)






OCP=A
 L ripple current
 $= (19 - 1.05) * 1.05 / (2.2u * 290k * 19)$
 $= 1.555A$
 $V_{trip} = 10 - (1.555 / 2) * 14mohm$
 $= 115.12mV$
 $R_{limit} = 115.12mV / 10uA * 8 = 92.09Kohm$





+VCCOPC Power only for 2+3e CPU

+VCCOPC
TDC : 4.5A
PEAK : 6A
Width : 200mil





Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
100K	EDRAM/EOPIO
150K	Other

	LP#	C1	C0	V _o
VCCEDRAM	0	X	X	0V
	1	0	0	0.8V(MSM)
	1	0	1	0.95V
	1	1	0	1.0V
	1	1	1	1.05V






		Quanta Computer Inc.	
		PROJECT : ZRW	
Size	Document Number		Rev
	+VCCEOPIO (NB681GD-Z)		2A
Date:		Thursday, June 25, 2015	Sheet 34 of 48




VCCGT



Icc TDC PL2 : 23A
Icc Max : 29A
OCP : 35A
Fsw : 800KHz
VCORE L/L :
R_DC_LL : 2.1mV/A
R_AC_LL : 2.1mV/A

Icc TDC PL2 : 35A
Icc Max : 57A
OCP : A
Fsw : MHz
VCCGT L/L :
R_DC_LL : 2mV/A
R_AC_LL : 2mV/A

VCCSA



VCCSA

Icc TDC PL2 : 5A

Icc Max : 5A


OCP : 6A

Fsw : 800KHz

VCCSA L/L :

R_DC_LL : 10.3mV/A

R AC LL : 10.3mV/A

 <div style="display: inline-block; vertical-align: middle;"> Quanta Computer Inc. PROJECT : ZRW </div>		
Size	Document Number VCCSA (ISL95857HRTZ-T)	Rev 3A
Date:	Monday, July 20, 2015	Sheet 38 of 48

ELETRÔNICA BR

www.eletronicabr.com





Quanta Computer Inc.

PROJECT : ZRW


Size	Document Number	Rev
	+VCCGTX (ISL95853HRZ-T)	2A
Date:	Thursday, June 25, 2015	Sheet 39 of 48





+1.05V_GFX
TDC : 1.57A
PEAK : 2.09A
Width : 80mil



Note: HWPG_1.5VGFX need PU 100k to MPS NB671 pin11




VGA power up sequence




N15x Power on sequence
Notes: -All 3.3V includes all rails powered at 3.3V
-PEX_VDD 1.05V includes all rails that are shared

VGA Reset





PEX_RST timing





Battery Mode

Non Deep Sx







Skylake U



EC
IT8987CX



 Quanta Computer Inc. PROJECT : ZRW		DOC NO.	PROJECT MODEL :	ZWA	APPROVED BY:		DATE:
Change list Rev 3A			PART NUMBER:		DRAWING BY:		REVISION:
Date:	Monday, July 20, 2015	Sheet	48	of	48		